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I. INTRODUCTION
S
ILICON carbide bipolar junction transistors (BJTs) in the 3-7-kV range with low on-resistance (R ON ) are very attractive devices for industrial applications due to their low loss and fast switching speed. Moreover, gaining lower on-resistance results in lower loss which is as important as improving the breakdown voltage closer to its theoretical value. Several termination techniques have been developed and optimized to approach the ideal breakdown voltage and improve the termination efficiency [1] - [12] . Among them, implantation-free devices with low R ON have the advantage of preventing life-time-killing defects and current degradation caused by ion implantation [10] . These devices are based on etched junction termination extensions (JTEs) in which the remaining dose of the JTEs is controlled by the etching depth. Table I summarizes recent results reported for SiC BJTs.
In this letter, an implantation-free 4H-SiC BJT with multiple-shallow-trench JTE (ST-JTE) termination is demonstrated. The impact of material and etching variations is investigated by numerical simulation and compared with experimental data. The fabricated ST-JTE device has three main advantages. Firstly, the ion implantation free processing avoids the following high temperature activation annealing and thereby any implantation related defects. Secondly, compared with multi-implanted or graded-etched JTEs, the trench structures are simultaneously formed by the first JTE with no extra mask. This makes the fabrication more simple and cheaper; while avoiding any further misalignment. Thirdly, the maximum BV of 5.85 kV is obtained which corresponds to 93% of the theoretical value [13] . Even higher termination efficiency is yet achievable by increasing the number of trenches and squeezing the trenches which requires lithography with higher resolution.
II. DEVICE STRUCTURE AND FABRICATION
The cross-sectional schematic view of the ST-JTE is shown in Fig. 1(a) . The total area of the device is 0.49 mm 2 . The width of the emitter and base fingers are 10 and 4 μm, respectively (see Fig. 1(b) ). Trench structures, gradually decreasing in dimensions, have been formed on the first JTE (see Fig. 1(c) ). Depending on the design, the depth of the trenches can be controlled by the etching of the other layers with no additional mask. Considering the lithography limit to 1 μm, the number, width, and spacing of the trenches are also optimized to reach the optimized electric field spreading. The optimized result is obtained for the ST-JTE with 0741-3106 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. seven trenches as deep as 300 nm; whereas the spacing gradually increases from 1 μm to 7 μm and the width is gradually decreasing from 9 μm to 3 μm. A 100-mm 4H-SiC n + -substrate with five different epilayers on top is used (see Fig. 1(a) ). A 2.5-μm layer of SiO 2 is deposited and patterned as the hard mask. Then, inductively coupled plasma (ICP) deep etching is used to form the emitter and mesa. Afterward, reactive ion etching (RIE) is used to accurately form the JTEs with the depth of D 1 = 300 nm and D 2 = 160 nm, respectively. Trench structures are simultaneously formed by the etching step of the first JTE with the same depth. As a result, an etching uniformity of ±5% is achieved, which significantly improved the yield of the wafer. Also, additional etching is performed to investigate the dose dependency of the breakdown voltage. Subsequently, sacrificial oxidation was done in O 2 for 1 h. After removal of the thermally grown oxide, 50 nm SiO 2 was deposited by PECVD and annealed at 1100°C in N 2 O environment for 3 h as the passivation layer. A Ni layer with a thickness of 140-nm was deposited and patterned on the emitter and back-side collector. Contacts were annealed in Ar at 950°C for 1 min. A 110-nm Ni/Ti/Al metal stack with the thickness 0.1/0.15/0.85 was deposited and patterned on the base layer followed by annealing in N 2 at 815°C for 2 min to form the p-contacts [14] . To improve the current spreading through the contacts, 500 nm of Al was deposited and formed on the n-and p-contacts. Using TLM structures, a contact resistivity of 1.4 × 10 −5 .cm 2 and 1.5 × 10 −4 .cm 2 are measured for the emitter and base contact, respectively. Subsequently, a thick oxide was deposited as the insulator layer and the contact windows were opened. Finally, 2.5-μm Al was sputtered and patterned to form the emitter and base electrodes.
III. RESULTS AND DISCUSSION
The I C -V C characteristic of the ST-JTE device in forward and blocking mode is shown in Fig. 2 . A maximum current gain of 40 at I C = 0.24 A (J C = 370 A/cm 2 ) and V CE = 4.3 V at I C = 0.1 A are achieved. The current flow in the thick collector layer is analyzed by 2-D simulation and the estimated equivalent active area of the device is 0.065 mm 2 . Therefore, the specific on-resistance of R ON = 28 m .cm 2 was calculated considering the current spreading effect. It should be noted that the on-resistance of the device is expected to be higher when scaled up to large-area since the small-area BJT benefits from significant current spreading in the collector layer. The forward voltage drop at J C = 100 A/cm 2 is 2.6 V. The maximum openbase breakdown voltage of 5850 V and 4650 V are measured for the ST-JTE and double-JTE, respectively. These correspond to 93% and 75% of the theoretical value, respectively, which prove the efficiency of the ST-JTE structure. Therefore, less termination area is required for the ST-JTE device leading to reduction of total device cost.
The remaining dose of the dopants in the JTEs is controlled by the etching process. Fig. 3 illustrates the BV versus the The influence of charges at the oxide/SiC interface on the breakdown voltage of SiC devices has been reported [15] . The amount of charges in a certain area is affected by the trench etching process. Hence, when including these charges, an optimum effective dose of 1.15 × 10 13 cm −3 is found for the first JTE by simulation. Fig. 4 compares the simulated electric field for the ST-JTEs with different number of trenches with conventional double-JTE structure at their optimum dose for the applied reverse voltage of 6 kV. It is apparent that the electric field is shared by the multiple trenches leading to alleviated peaks in the electric field. The trench structure prevents the field crowding and shield the high field at the JTE and mesa corners. Consequently, the electric field in the ST-JTE is more uniform which results in higher efficiency of the termination technique. Moreover, it is apparent that a higher number of trenches with smaller widths will result in better electric field distribution. Considering our lithography limit of 1 μm, the optimized result is obtained for the ST-JTE with seven trenches. The smallest dimension required for realizing the ST-JTE with 14 trenches is 0.5 μm compared with 1 μm for the device with seven trenches. An even finer photolithography improves the termination efficiency and sensitivity to the etching and doping variation (remaining dose) of the p-layer. However, a too narrow trench design may result in other process induced effects.
The performance of the ST-JTE BJT compared with that of the best reported BJTs are summarized in Table I . The maximum open-base BV of 5850 V and R ON of 28 m .cm 2 are obtained, respectively, which is very close to the 4H-SiC unipolar limit. The termination efficiency of the ST-JTE device is among the highest values reported to date.
IV. CONCLUSION
An implantation-free 4H-SiC BJT with multiple-shallowtrench JTE structure (ST-JTE) is presented. A specific on-resistance (R ON ) of 28 m .cm 2 is obtained for the device with active area of 0.065 mm 2 . A maximum open-base breakdown voltage (BV) of 5.85 kV is measured which corresponds to 93% of the ideal value. No extra mask is required to form these trenches which result in a simpler process without any further misalignment issue.
